|
3 | 3 | <rzone name="R7FA6M5AG2CBG.rzone"/>
|
4 | 4 | <partition>
|
5 | 5 | <peripheral name="PORT1" group="PORT">
|
6 |
| - <slot name="P108" secure="false"/> |
| 6 | + <slot name="P108" secure="true"/> |
7 | 7 | </peripheral>
|
8 | 8 | <peripheral name="PORT2" group="PORT">
|
9 |
| - <slot name="P205" secure="false"/> |
10 |
| - <slot name="P206" secure="false"/> |
11 |
| - <slot name="P211" secure="false"/> |
12 |
| - <slot name="P214" secure="false"/> |
| 9 | + <slot name="P205" secure="true"/> |
| 10 | + <slot name="P206" secure="true"/> |
| 11 | + <slot name="P211" secure="true"/> |
| 12 | + <slot name="P214" secure="true"/> |
13 | 13 | </peripheral>
|
14 | 14 | <peripheral name="PORT3" group="PORT">
|
15 |
| - <slot name="P300" secure="false"/> |
| 15 | + <slot name="P300" secure="true"/> |
16 | 16 | </peripheral>
|
17 | 17 | <peripheral name="PORT4" group="PORT">
|
18 |
| - <slot name="P405" secure="false"/> |
19 |
| - <slot name="P406" secure="false"/> |
20 |
| - <slot name="P410" secure="false"/> |
21 |
| - <slot name="P411" secure="false"/> |
22 |
| - <slot name="P412" secure="false"/> |
23 |
| - <slot name="P413" secure="false"/> |
24 |
| - <slot name="P414" secure="false"/> |
25 |
| - <slot name="P415" secure="false"/> |
| 18 | + <slot name="P405" secure="true"/> |
| 19 | + <slot name="P406" secure="true"/> |
| 20 | + <slot name="P410" secure="true"/> |
| 21 | + <slot name="P411" secure="true"/> |
| 22 | + <slot name="P412" secure="true"/> |
| 23 | + <slot name="P413" secure="true"/> |
| 24 | + <slot name="P414" secure="true"/> |
| 25 | + <slot name="P415" secure="true"/> |
26 | 26 | </peripheral>
|
27 | 27 | <peripheral name="PORT7" group="PORT">
|
28 |
| - <slot name="P700" secure="false"/> |
29 |
| - <slot name="P701" secure="false"/> |
30 |
| - <slot name="P702" secure="false"/> |
31 |
| - <slot name="P703" secure="false"/> |
32 |
| - <slot name="P704" secure="false"/> |
33 |
| - <slot name="P705" secure="false"/> |
| 28 | + <slot name="P700" secure="true"/> |
| 29 | + <slot name="P701" secure="true"/> |
| 30 | + <slot name="P702" secure="true"/> |
| 31 | + <slot name="P703" secure="true"/> |
| 32 | + <slot name="P704" secure="true"/> |
| 33 | + <slot name="P705" secure="true"/> |
34 | 34 | </peripheral>
|
35 | 35 | <peripheral name="SCI0" group="SCI" security=""/>
|
36 | 36 | <peripheral name="IIC0" group="IIC" security=""/>
|
|
41 | 41 | <peripheral name="SSIE0" group="SSIE" security=""/>
|
42 | 42 | <peripheral name="SPI0" group="SPI" security=""/>
|
43 | 43 | <peripheral name="ICU_EXT_IRQ">
|
44 |
| - <slot name="ICU_EXT_IRQ0" secure="false"/> |
| 44 | + <slot name="ICU_EXT_IRQ0" secure="true"/> |
45 | 45 | </peripheral>
|
46 | 46 | <peripheral name="DMA_DMAC0" group="DMA_DMAC" security=""/>
|
47 | 47 | <peripheral name="RTC" security=""/>
|
|
51 | 51 | <peripheral name="QSPI" security=""/>
|
52 | 52 | <peripheral name="SDHI0" group="SDHI" security=""/>
|
53 | 53 | <peripheral name="ICU">
|
54 |
| - <slot name="IRQ0" secure="false"/> |
55 |
| - <slot name="IRQ1" secure="false"/> |
56 |
| - <slot name="IRQ2" secure="false"/> |
57 |
| - <slot name="IRQ3" secure="false"/> |
58 |
| - <slot name="IRQ4" secure="false"/> |
59 |
| - <slot name="IRQ5" secure="false"/> |
60 |
| - <slot name="IRQ6" secure="false"/> |
61 |
| - <slot name="IRQ7" secure="false"/> |
62 |
| - <slot name="IRQ8" secure="false"/> |
63 |
| - <slot name="IRQ9" secure="false"/> |
64 |
| - <slot name="IRQ10" secure="false"/> |
65 |
| - <slot name="IRQ11" secure="false"/> |
66 |
| - <slot name="IRQ12" secure="false"/> |
67 |
| - <slot name="IRQ13" secure="false"/> |
68 |
| - <slot name="IRQ14" secure="false"/> |
69 |
| - <slot name="IRQ15" secure="false"/> |
70 |
| - <slot name="IRQ16" secure="false"/> |
71 |
| - <slot name="IRQ17" secure="false"/> |
72 |
| - <slot name="IRQ18" secure="false"/> |
73 |
| - <slot name="IRQ19" secure="false"/> |
74 |
| - <slot name="IRQ20" secure="false"/> |
75 |
| - <slot name="IRQ21" secure="false"/> |
76 |
| - <slot name="IRQ22" secure="false"/> |
77 |
| - <slot name="IRQ23" secure="false"/> |
78 |
| - <slot name="IRQ24" secure="false"/> |
79 |
| - <slot name="IRQ25" secure="false"/> |
80 |
| - <slot name="IRQ26" secure="false"/> |
81 |
| - <slot name="IRQ27" secure="false"/> |
82 |
| - <slot name="IRQ28" secure="false"/> |
83 |
| - <slot name="IRQ29" secure="false"/> |
| 54 | + <slot name="IRQ0" secure="true"/> |
| 55 | + <slot name="IRQ1" secure="true"/> |
| 56 | + <slot name="IRQ2" secure="true"/> |
| 57 | + <slot name="IRQ3" secure="true"/> |
| 58 | + <slot name="IRQ4" secure="true"/> |
| 59 | + <slot name="IRQ5" secure="true"/> |
| 60 | + <slot name="IRQ6" secure="true"/> |
| 61 | + <slot name="IRQ7" secure="true"/> |
| 62 | + <slot name="IRQ8" secure="true"/> |
| 63 | + <slot name="IRQ9" secure="true"/> |
| 64 | + <slot name="IRQ10" secure="true"/> |
| 65 | + <slot name="IRQ11" secure="true"/> |
| 66 | + <slot name="IRQ12" secure="true"/> |
| 67 | + <slot name="IRQ13" secure="true"/> |
| 68 | + <slot name="IRQ14" secure="true"/> |
| 69 | + <slot name="IRQ15" secure="true"/> |
| 70 | + <slot name="IRQ16" secure="true"/> |
| 71 | + <slot name="IRQ17" secure="true"/> |
| 72 | + <slot name="IRQ18" secure="true"/> |
| 73 | + <slot name="IRQ19" secure="true"/> |
| 74 | + <slot name="IRQ20" secure="true"/> |
| 75 | + <slot name="IRQ21" secure="true"/> |
| 76 | + <slot name="IRQ22" secure="true"/> |
| 77 | + <slot name="IRQ23" secure="true"/> |
| 78 | + <slot name="IRQ24" secure="true"/> |
| 79 | + <slot name="IRQ25" secure="true"/> |
| 80 | + <slot name="IRQ26" secure="true"/> |
| 81 | + <slot name="IRQ27" secure="true"/> |
| 82 | + <slot name="IRQ28" secure="true"/> |
| 83 | + <slot name="IRQ29" secure="true"/> |
84 | 84 | </peripheral>
|
85 | 85 | </partition>
|
86 | 86 | </azone>
|
0 commit comments