Skip to content

Commit f3d1899

Browse files
Implements #120
1. Removed dpctl.memory 2. Exposed MemoryUSMShared, MemoryUSMDevice, MemoryUSMHost to dpctl 3. When dpctl is cimported MemoryUSMShared, MemoryUSMHost, MemoryUSMDevice and Memory classes are exposed.
1 parent ce554ac commit f3d1899

File tree

4 files changed

+4
-5
lines changed

4 files changed

+4
-5
lines changed

dpctl/__init__.pxd

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -28,3 +28,5 @@
2828
# cython: language_level=3
2929

3030
from dpctl._sycl_core cimport *
31+
from dpctl._memory import *
32+

dpctl/__init__.py

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -47,6 +47,7 @@
4747
__author__ = "Intel Corp."
4848

4949
from ._sycl_core import *
50+
from ._memory import MemoryUSMShared, MemoryUSMDevice, MemoryUSMHost
5051
from ._version import get_versions
5152

5253

dpctl/memory.py

Lines changed: 0 additions & 3 deletions
This file was deleted.

dpctl/tests/test_sycl_queue_memcpy.py

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -23,14 +23,13 @@
2323
##===----------------------------------------------------------------------===##
2424

2525
import dpctl
26-
import dpctl.memory
2726
import unittest
2827

2928

3029
class TestQueueMemcpy(unittest.TestCase):
3130
def _create_memory(self):
3231
nbytes = 1024
33-
mobj = dpctl.memory.MemoryUSMShared(nbytes)
32+
mobj = dpctl.MemoryUSMShared(nbytes)
3433
return mobj
3534

3635
@unittest.skipUnless(

0 commit comments

Comments
 (0)